

COURSE CODE	COURSE NAME	L-T-P-C	YEAR OF INTRODUCTION
EC201	NETWORK THEORY	3-1-0-4	2016

**Prerequisite:** Nil

**Course objectives:**

- To make the students capable of analyzing any linear time invariant electrical network.
- To study time domain, phasor and Laplace transform methods of linear circuit analysis.
- To study the transient response of networks subject to test signals.
- To develop understanding of the concept of resonance, coupled circuits and two port networks.

**Syllabus:**

Circuit variables and Circuit elements, Kirchhoff's laws, Network topology, Mesh and node analysis of network, Laplace transform, Inverse Laplace transform, Solution of differential equations by using Laplace transforms, Transient analysis of RL, RC, and RLC networks, Network functions for the single port and two ports, Parameters of two-port network, Resonance, Coupled circuits

**Expected outcome:**

At the end of the course students will be able to analyze the linear time invariant electrical circuits.

**Text Books**

1. Ravish R., Network Analysis and Synthesis, 2/e, McGraw-Hill, 2015.
2. Valkenburg V., Network Analysis, 3/e, PHI, 2011.

**References:**

1. Sudhakar A,S. P. Shyammohan, Circuits and Networks- Analysis and Synthesis, 5/e, McGraw-Hill, 2015.
2. Choudhary R., Networks and Systems, 2/e, New Age International, 2013.
3. Franklin F. Kuo, Network Analysis and Synthesis, 2/e, Wiley India, 2012.
4. Pandey S. K., Fundamentals of Network Analysis and Synthesis, 1/e, S. Chand, 2012.
5. Edminister, Electric Circuits – Schaum's Outline Series, McGraw-Hill,2009.

**Course Plan**

Module	Course content (48 hrs)	Hours	Sem. Exam Marks
<b>I</b>	Introduction to circuit variables and circuit elements, Review of Kirchhoff's Laws, Independent and dependent Sources, Source transformations	3	<b>15</b>
	Network topology, Network graphs, Trees, Incidence matrix, Tie-set matrix and Cut-set matrix	2	
	Solution methods applied to dc and phasor circuits: Mesh and node analysis of network containing independent and dependent sources	3	
<b>II</b>	Network theorems applied to dc and phasor circuits: Thevenin's theorem, Norton's theorem, Superposition theorem, Reciprocity theorem, Millman's theorem, Maximum power transfer theorem	6	<b>15</b>

	Laplace transform, properties Laplace Transforms and inverse Laplace transform of common functions, Important theorems: Time shifting theorem, Frequency shifting theorem, Time differentiation theorem, Time integration theorem, s domain differentiation theorem, s domain integration theorem, Initial value theorem, Final value theorem	4	
<b>FIRST INTERNAL EXAM</b>			
<b>III</b>	Partial Fraction expansions for inverse Laplace transforms, Solution of differential equations using Laplace transforms	3	<b>15</b>
	Transformation of basic signals and circuits into s-domain	2	
	Transient analysis of RL, RC, and RLC networks with impulse, step, pulse, exponential and sinusoidal inputs	3	
	Analysis of networks with transformed impedance and dependent sources.	3	
<b>IV</b>	Network functions for the single port and two ports, properties of driving point and transfer functions, Poles and Zeros of network functions, Significance of Poles and Zeros	3	<b>15</b>
	Time domain response from pole zero plot, Impulse Response	1	
	Network functions in the sinusoidal steady state, Magnitude and Phase response	3	
<b>SECOND INTERNAL EXAM</b>			
<b>V</b>	Parameters of two port network: impedance, admittance, transmission and hybrid parameters, Interrelationship among parameter sets	5	<b>20</b>
	Series and parallel connections of two port networks	2	
	Reciprocal and Symmetrical two port network	2	
	Characteristic impedance, Image impedance and propagation constant (derivation not required)	2	
<b>VI</b>	Resonance: Series resonance, bandwidth, Q factor and Selectivity, Parallel resonance	3	<b>20</b>
	Coupled circuits: single tuned and double tuned circuits, dot convention, coefficient of coupling, Analysis of coupled circuits	4	
<b>END SEMESTER EXAM</b>			

### Question Paper Pattern

The question paper consists of three parts. Part A covers modules I and II, Part B covers modules III and IV and Part C covers modules V and VI. Each part has three questions. Each question can have a maximum of four subparts. Among the three questions one will be a compulsory question covering both the modules and the remaining two questions will be as one question from each module, of which one is to be answered. Mark pattern is according to the syllabus with maximum 30% for theory and 70% for logical/numerical problems, derivation and proof.

<b>COURSE CODE</b>	<b>COURSE NAME</b>	<b>L-T-P-C</b>	<b>YEAR OF INTRODUCTION</b>
<b>EC202</b>	<b>SIGNALS &amp; SYSTEMS</b>	<b>3-1-0-4</b>	<b>2016</b>
<b>Prerequisite: Nil</b>			
<b>Course objectives:</b>			
<ol style="list-style-type: none"> <li>1. To train students for an intermediate level of fluency with signals and systems in both continuous time and discrete time, in preparation for more advanced subjects in digital signal processing, image processing, communication theory and control systems.</li> <li>2. To study continuous and discrete-time signals and systems, their properties and representations and methods those are necessary for the analysis of continuous and discrete-time signals and systems.</li> <li>3. To familiarize with techniques suitable for analyzing and synthesizing both continuous-time and discrete time systems.</li> <li>4. To gain knowledge of time-domain representation and analysis concepts as they relate to differential equations, difference equations, impulse response and convolution, etc.</li> <li>5. To study frequency-domain representation and analysis concepts using Fourier analysis tools, Laplace Transform and Z-transform.</li> <li>6. To study concepts of the sampling process, reconstruction of signals and interpolation.</li> </ol>			
<b>Syllabus:</b>			
Elementary Signals, Continuous time and Discrete time signals and systems, Signal operations, Differential equation representation , difference equation representation, continuous time LTI systems, Discrete Time LTI systems, Correlation between signals, orthogonality of signals. Frequency domain representation, Continuous time Fourier Series ,Continuous Time Fourier Transform, Laplace Transform, Inverse transform, unilateral Laplace Transform, transfer function, Frequency response, sampling , aliasing, Z transform ,Inverse transform , unilateral Z transform, Frequency domain representation of Discrete Time Signals, Discrete Time Fourier Series and Discrete Time Fourier Transform (DTFT), Analysis of Discrete Time LTI systems using all transforms			
<b>Expected outcome:</b>			
<ol style="list-style-type: none"> <li>1. Define, represent, classify and characterize basic properties of continuous and discrete time signals and systems.</li> <li>2. Represent the CT signals in Fourier series and interpret the properties of Fourier transform, Laplace transform</li> <li>3. Outline the relation between convolutions, correlation and to describe the orthogonality of signals.</li> <li>4. Illustrate the concept of transfer function and determine the Magnitude and phase response of systems.</li> <li>5. Explain sampling theorem and techniques for sampling and reconstruction.</li> <li>6. Determine z transforms, inverse z transforms signals and analyze systems using z transforms.</li> </ol>			
<b>Text Books:</b>			
<ol style="list-style-type: none"> <li>1. Alan V. Oppenheim and Alan Willsky, Signals and Systems, PHI, 2/e, 2009</li> <li>2. Simon Haykin Signals &amp; Systems, John Wiley, 2/e, 2003</li> </ol>			
<b>References:</b>			
<ol style="list-style-type: none"> <li>1. Anand Kumar, Signals and Systems, PHI, 3/e, 2013.</li> <li>2. Mahmood Nahvi, Signals and System, Mc Graw Hill (India), 2015.</li> <li>3. P Ramakrishna Rao, Shankar Prakriya, Signals and System, MC Graw Hill Edn 2013.</li> <li>4. B P. Lathi, Principles of Signal Processing &amp; Linear systems, Oxford University Press.</li> <li>5. Gurung, Signals and System , PHI.</li> <li>6. Rodger E. Ziemer Signals &amp; Systems - Continuous and Discrete, Pearson, 4/e, 2013</li> </ol>			

<b>Course Plan</b>			
<b>Module</b>	<b>Course content (48 hrs)</b>	<b>Hours</b>	<b>Sem. Exam Marks</b>
<b>I</b>	Elementary Signals, Classification and Representation of Continuous time and Discrete time signals, Signal operations	4	<b>15</b>
	Continuous Time and Discrete Time Systems - Classification, Properties.	3	
	Representation of systems: Differential Equation representation of Continuous Time Systems. Difference Equation Representation of Discrete Systems.	2	
<b>II</b>	Continuous Time LTI systems and Convolution Integral.	3	<b>15</b>
	Discrete Time LTI systems and linear convolution.	2	
	Stability and causality of LTI systems.	2	
	Correlation between signals, orthogonality of signals.	2	
<b>FIRST INTERNAL EXAM</b>			
<b>III</b>	Frequency Domain Representation of Continuous Time Signals- Continuous Time Fourier Series and its properties.	3	<b>15</b>
	Convergence, Continuous Time Fourier Transform: Properties.	2	
	Laplace Transform, ROC, Inverse transform, properties, unilateral Laplace Transform.	3	
	Relation between Fourier and Laplace Transforms.	1	
<b>IV</b>	Analysis of LTI systems using Laplace and Fourier Transforms. Concept of transfer function, Frequency response, Magnitude and phase response.	3	<b>15</b>
	Sampling of continuous time signals, Sampling theorem for lowpass signals, aliasing.	3	
<b>SECOND INTERNAL EXAM</b>			
<b>V</b>	Z transform, ROC , Inverse transform, properties, unilateral Z transform.	3	<b>20</b>
	Frequency Domain Representation of Discrete Time Signals, Discrete Time Fourier Series and its properties.	3	
	Discrete Time Fourier Transform (DTFT) and its properties	3	
<b>VI</b>	Relation between DTFT and Z-Transform, Analysis of Discrete Time LTI systems using Z transforms and DTFT, Transfer function, Magnitude and phase response.	6	<b>20</b>
<b>END SEMESTER EXAM</b>			

**Assignment:** Convolution by graphical methods, Solution of differential equations.

**Project:** Use of Matlab in finding various transforms, magnitude and phase responses.

## Question Paper Pattern

The question paper consists of three parts. Part A covers modules I and II, Part B covers modules III and IV and Part C covers modules V and VI. Each part has three questions. Each question can have a maximum of four subparts. Among the three questions one will be a compulsory question covering both the modules and the remaining two questions will be as one question from each module, of which one is to be answered. Mark pattern is according to the syllabus with maximum 30 % for theory and 70% for logical/numerical problems, derivation and proof.





COURSE CODE	COURSE NAME	L-T-P-C	YEAR OF INTRODUCTION
EC203	SOLID STATE DEVICES	3-1-0-4	2016
<b>Prerequisite:</b> Nil			
<b>Course objectives:</b>			
<ul style="list-style-type: none"> <li>To provide an insight into the basic semiconductor concepts</li> <li>To provide a sound understanding of current semiconductor devices and technology to appreciate its applications to electronics circuits and systems</li> </ul>			
<b>Syllabus:</b> Elemental and compound semiconductors, Fermi-Dirac distribution, Equilibrium and steady state conditions: Equilibrium concentration of electrons and holes, Temperature dependence of carrier concentration, Carrier transport in semiconductors, High field effects, Hall effect, Excess carriers in semiconductors , PN junctions ,contact potential, electrical field, potential and charge density at the junction, energy band diagram, minority carrier distribution, ideal diode equation, electron and hole component of current in forward biased pn junction, piecewise linear model of a diode , effect of temperature on VI characteristics, Diode capacitances, electrical breakdown in pn junctions, Tunnel Diode, Metal semiconductor contacts, bipolar junction transistor, metal insulator semiconductor devices, MOSFET, FinFET			
<b>Expected outcome:</b>			
The students should have a good knowledge in semiconductor theory and electronic devices.			
<b>Text Books:</b>			
<ol style="list-style-type: none"> <li>Ben G. Streetman and Sanjay Kumar Banerjee, Solid State Electronic Devices, Pearson, 6/e, 2010</li> <li>Achuthan, K N Bhat, Fundamentals of Semiconductor Devices, 1e, McGraw Hill,2015</li> </ol>			
<b>References:</b>			
<ol style="list-style-type: none"> <li>Tyagi M.S., Introduction to Semiconductor Materials and Devices, Wiley India, 5/e, 2008</li> <li>Sze S.M., Physics of Semiconductor Devices, John Wiley, 3/e, 2005</li> <li>Neamen, Semiconductor Physics and Devices, McGraw Hill, 4/e, 2012</li> <li>Pierret, Semiconductor Devices Fundamentals, Pearson, 2006</li> <li>Rita John, Solid State Devices, McGraw-Hill, 2014</li> <li>Bhattacharya .Sharma, Solid State Electronic Devices, Oxford University Press, 2012</li> <li>Dasgupta and Dasgupta , Semiconductor Devices : Modelling and Technology (PHI)</li> </ol>			
<b>Course Plan</b>			
Module	Course content (48hrs)	Hours	Sem. Exam Marks
<b>I</b>	Elemental and compound semiconductors, Fermi-Dirac distribution, Equilibrium and steady state conditions, Equilibrium concentration of electrons and holes, Temperature dependence of carrier concentration	4	<b>15</b>
	Carrier transport in semiconductors, drift, conductivity and mobility, variation of mobility with temperature and doping, High Field Effects, Hall effect	5	
<b>II</b>	Excess carriers in semiconductors: Generation and recombination mechanisms of excess carriers, quasi Fermi levels, diffusion, Einstein relations, Continuity equations, Diffusion length, Gradient of quasi Fermi level	9	<b>15</b>
<b>FIRST INTERNAL EXAM</b>			

<b>III</b>	PN junctions : Contact potential, Electrical Field, Potential and Charge density at the junction, Energy band diagram, Minority carrier distribution, Ideal diode equation, Electron and hole component of current in forward biased p-n junction, piecewise linear model of a diode effect of temperature on V-I characteristics	9	<b>15</b>
<b>IV</b>	Diode capacitances, switching transients, Electrical Breakdown in PN junctions, Zener and avalanche break down (abrupt PN junctions only), Tunnel Diode basics only, Metal Semiconductor contacts, Ohmic and Rectifying Contacts, current voltage characteristics	9	<b>15</b>
<b>SECOND INTERNAL EXAM</b>			
<b>V</b>	Bipolar junction transistor , current components, Minority carrier distributions, basic parameters, Evaluation of terminal currents (based on physical dimensions), Transistor action, Base width modulation	9	<b>20</b>
<b>VI</b>	Metal Insulator semiconductor devices: The ideal MOS capacitor, band diagrams at equilibrium, accumulation, depletion and inversion, surface potential, CV characteristics, effects of real surfaces, work function difference, interface charge, threshold voltage MOSFET: Output characteristics, transfer characteristics, sub threshold characteristics, MOSFET scaling (basic concepts)	9	<b>20</b>
	FinFET-structure and operation	1	
<b>END SEMESTER EXAM</b>			

### Question Paper Pattern

The question paper consists of three parts. Part A covers modules I and II, Part B covers modules III and IV and Part C covers modules V and VI. Each part has three questions. Each question can have a maximum of four subparts. Among the three questions one will be a compulsory question covering both the modules and the remaining two questions will be as one question from each module, of which one is to be answered. Mark pattern is according to the syllabus with maximum 70 % for theory, derivation, proof and 30% for logical/numerical problems.

<b>COURSE CODE</b>	<b>COURSE NAME</b>	<b>L-T-P-C</b>	<b>YEAR OF INTRODUCTION</b>
<b>EC204</b>	<b>Analog Integrated Circuits</b>	<b>4-0-0-4</b>	<b>2016</b>
<b>Prerequisite: Nil</b>			
<b>Course objectives:</b>			
<ul style="list-style-type: none"> <li>To equip the students with a sound understanding of fundamental concepts of operational amplifiers</li> <li>To know the diversity of operations that op amp can perform in a wide range of applications</li> <li>To introduce a few special functions integrated circuits.</li> <li>To impart basic concepts and types of data converters</li> </ul>			
<b>Syllabus:</b> Differential amplifier configurations, Operational amplifiers, Block diagram, Ideal op-amp parameters, Effect of finite open loop gain, bandwidth and slew rate on circuit performance, op-amp applications- linear and nonlinear, Active filters, Specialized IC and their application, Monolithic Voltage Regulators types and its Applications, Data Converters, specifications and types			
<b>Expected outcome:</b>			
<ul style="list-style-type: none"> <li>On completion of this course, the students will have a thorough understanding of operational amplifiers</li> <li>Students will be able to design circuits using operational amplifiers for various applications</li> </ul>			
<b>Text Books:</b>			
<ol style="list-style-type: none"> <li>Salivahanan S. ,V. S. K. Bhaaskaran, Linear Integrated Circuits, Tata McGraw Hill, 2008</li> <li>Franco S., Design with Operational Amplifiers and Analog Integrated Circuits, 3/e, Tata McGraw Hill, 2008</li> </ol>			
<b>References:</b>			
<ol style="list-style-type: none"> <li>David A. Bell, Operational Amplifiers &amp; Linear ICs, Oxford University Press, 2<sup>nd</sup> edition, 2010.</li> <li>Gayakwad R. A., Op-Amps and Linear Integrated Circuits, Prentice Hall, 4/e, 2010.</li> <li>R.F. Coughlin &amp; Fredrick Driscoll, Operational Amplifiers &amp; Linear Integrated Circuits, 6<sup>th</sup> Edition, PHI,2001</li> <li>C.G. Clayton, Operational Amplifiers, Butterworth &amp; Company Publ. Ltd./ Elsevier, 1971.</li> <li>Roy D. C. and S. B. Jain, Linear Integrated Circuits, New Age International, 3/e, 2010.</li> <li>Botkar K. R., Integrated Circuits, 10/e, Khanna Publishers, 2010.</li> </ol>			
<b>Course Plan</b>			
<b>Module</b>	<b>Course content (54hrs)</b>	<b>Hours</b>	<b>Sem. Exam Marks</b>
<b>I</b>	Differential amplifiers: Differential amplifier configurations using BJT, Large and small signal operations, Balanced and unbalanced output differential amplifiers, Input resistance, voltage gain, CMRR, non ideal characteristics of differential amplifier. Frequency response of differential amplifiers, Current sources, Active load, Concept of current mirror circuits, Wilson current mirror circuits, multistage differential amplifiers.	6	<b>15</b>
	Operational amplifiers: Introduction, Block diagram, Ideal op-	5	



	amp parameters, Equivalent Circuit, Voltage Transfer curve, open loop op-amp configurations, Effect of finite open loop gain, bandwidth and slew rate on circuit performance		
<b>II</b>	Op-amp with negative feedback: Introduction, feedback configurations, voltage series feedback, voltage shunt feedback, properties of Practical op-amp.	3	<b>15</b>
	Op-amp applications: Inverting and non inverting amplifier, dc and ac amplifiers, peaking amplifier, summing, scaling and averaging amplifiers, instrumentation amplifier.	4	
<b>FIRST INTERNAL EXAM</b>			
<b>III</b>	Op-amp applications: Voltage to current converter, current to voltage converter, integrator, differentiator, precision rectifiers, log and antilog amplifier, Phase shift and Wien bridge oscillators	6	<b>15</b>
<b>IV</b>	Square, triangular and saw tooth wave generators, Comparators, zero crossing detector, Schmitt trigger, characteristics and limitations.	4	<b>15</b>
	Active filters, First and Second order Butterworth filter and its frequency response for LPF, HPF, BPF, BSF, and Notch filter.	5	
<b>SECOND INTERNAL EXAM</b>			
<b>V</b>	Specialized IC's and its applications: Timer IC 555 (monostable & astable operation), Voltage controlled oscillator, Analog Multiplier	4	<b>20</b>
	PLL, operating principles, Applications: frequency multiplication/division, Frequency synthesizer, AM & FM detection, FM modulator/Demodulator	4	
	Monolithic Voltage Regulators: Three terminal voltage regulators 78XX and 79XX series, IC723, low voltage and high voltage regulator, Current boosting, short circuit and fold back protection.	4	
<b>VI</b>	Data Converters: D/A converter, specifications, weighted resistor type, R-2R Ladder type, switches for D/A converters, high speed sample-and-hold circuits	4	<b>20</b>
	A/D Converters: Specifications, Flash type, Counter ramp type, Successive Approximation type, Single Slope type, Dual Slope type	4	
<b>END SEMESTER EXAM</b>			

### Question Paper Pattern

The question paper consists of three parts. Part A covers modules I and II, Part B covers modules III and IV and Part C covers modules V and VI. Each part has three questions. Each question can have a maximum of four subparts. Among the three questions one will be a compulsory question covering both the modules and the remaining two questions will be as one question from each module, of which one is to be answered. Mark pattern is according to the syllabus with maximum 30 % for theory and 70% for logical/numerical problems, derivation and proof.

COURSE CODE	COURSE NAME	L-T-P-C	YEAR OF INTRODUCTION
EC205	ELECTRONIC CIRCUITS	3-1-0-4	2016
<b>Prerequisite:</b> Nil			
<b>Course objectives:</b>			
<ul style="list-style-type: none"> <li>To develop the skill of analysis and design of various analog circuits using discrete electronic devices as per the specifications.</li> </ul>			
<b>Syllabus:</b>			
High pass and low pass RC circuits, Differentiator, Integrator, Analysis of BJT biasing circuits, small signal analysis of transistor configurations using small signal hybrid $\pi$ model, low frequency and high frequency analysis of BJT amplifiers, Cascade amplifiers, Wide band amplifiers, Feedback amplifiers, Oscillators, Tuned amplifiers, Power amplifiers, Sweep circuits and multivibrators, transistor voltage regulator, DC analysis of MOSFET circuits, small signal equivalent circuit, Small signal analysis of MOSFET amplifier circuits, Analysis of multistage MOSFET amplifiers			
<b>Expected outcome:</b>			
<ul style="list-style-type: none"> <li>At the end of the course, students will be able to analyse and design the different electronic circuits using discrete electronic components.</li> </ul>			
<b>Text Books:</b>			
<ul style="list-style-type: none"> <li>Sedra A. S. and K. C. Smith, Microelectronic Circuits, 6/e, Oxford University Press, 2013</li> <li>Millman J. and C. Halkias, Integrated Electronics, 2/e, McGraw-Hill, 2010</li> </ul>			
<b>References:</b>			
<ol style="list-style-type: none"> <li>Neamen D., Electronic Circuits - Analysis and Design, 3/e, TMH, 2007</li> <li>Rashid M. H., Microelectronic Circuits - Analysis and Design, Cengage Learning, 2/e, 2011</li> <li>Spencer R. R. and M. S. Ghauri, Introduction to Electronic Circuit Design, Pearson, 2003</li> <li>Razavi B., Fundamentals of Microelectronics, Wiley, 2015</li> </ol>			
<b>Course Plan</b>			
Module	Course content (48 hrs)	Hours	Sem. Exam Marks
<b>I</b>	RC Circuits: Response of high pass and low pass RC circuits to sine, step, pulse and square wave inputs, Differentiator, Integrator	5	<b>15</b>
	BJT biasing circuits: Types, Q point, Bias stability, Stability factors, RC coupled amplifier and effect of various components, Concept of DC and AC load lines, Fixing of operating point, Classification of amplifiers	5	
<b>II</b>	Small signal analysis of CE, CB and CC configurations using small signal hybrid $\pi$ model (gain, input and output impedance). Small signal analysis of BJT amplifier circuits, Cascade amplifier	7	<b>15</b>
<b>FIRST INTERNAL EXAM</b>			
<b>III</b>	High frequency equivalent circuits of BJT, Short circuit current gain, cutoff frequency, Miller effect, Analysis of high frequency response of CE, CB and CC amplifiers	4	<b>15</b>
	Wide band amplifier: Broad banding techniques, low frequency and high frequency compensation, Cascode amplifier.	4	
<b>IV</b>	Feedback amplifiers: Effect of positive and negative feedback on gain, frequency response and distortion, Feedback topologies and	3	<b>15</b>

	its effect on input and output impedance, Feedback amplifier circuits in each feedback topologies (no analysis required)		
	Oscillators & Tuned Amplifiers: Classification of oscillators, Barkhausen criterion, Analysis of RC phase shift and Wien bridge oscillators, Working of Hartley, Colpitts and Crystal oscillators; Tuned amplifiers, synchronous and stagger tuning	6	
<b>SECOND INTERNAL EXAM</b>			
<b>V</b>	Power amplifiers: Classification, Transformer coupled class A power amplifier, push pull class B and class AB power amplifiers, efficiency and distortion, Transformer-less class B and Class AB power amplifiers, Class C power amplifier (no analysis required)	6	<b>20</b>
	Switching Circuits: Simple sweep circuit, Bootstrap sweep circuit, Astable, Bistable, and Monostable multivibrators, Schmitt Trigger	5	
<b>VI</b>	Transistor based voltage regulator: Design and analysis of shunt and series voltage regulator, load and line regulation, Short circuit protection	4	<b>20</b>
	MOSFET amplifiers: Biasing of MOSFET amplifier, DC analysis of single stage MOSFET amplifier, small signal equivalent circuit. Small signal voltage and current gain, input and output impedances of CS configuration, MOSFET Cascade amplifier	5	
<b>END SEMESTER EXAM</b>			

### Question Paper Pattern

The question paper consists of three parts. Part A covers modules I and II, Part B covers modules III and IV and Part C covers modules V and VI. Each part has three questions. Each question can have a maximum of four subparts. Among the three questions one will be a compulsory question covering both the modules and the remaining two questions will be as one question from each module, of which one is to be answered. Mark pattern is according to the syllabus with maximum 60 % for theory, derivation, proof and 40% for logical/numerical problems.



<b>COURSE CODE</b>	<b>COURSE NAME</b>	<b>L-T-P-C</b>	<b>YEAR OF INTRODUCTION</b>
<b>EC206</b>	<b>Computer Organisation</b>	<b>3-0-0-3</b>	<b>2016</b>
<b>Prerequisite: EC207 Logic circuit design</b>			
<b>Course objectives:</b>			
<ul style="list-style-type: none"> <li>• To impart knowledge in different aspects of processor design.</li> <li>• To develop understanding about processor architecture.</li> <li>• To impart knowledge in programming concepts.</li> <li>• To develop understanding on I/O accessing techniques and memory structures.</li> </ul>			
<b>Syllabus:</b>			
Functional units of a computer, Arithmetic Circuits, Processor architecture, Instructions and addressing modes, Execution of program, micro architecture design process, design or data path and control units, I/O accessing techniques, Memory concepts, memory interface, cash and virtual memory concepts			
<b>Expected outcome:</b>			
The student should be able to:			
<ul style="list-style-type: none"> <li>• Illustrate the structure of a computer</li> <li>• Categorize different types of memories</li> <li>• Explain various techniques in computer design.</li> </ul>			
<b>Text Books:</b>			
1. David Money Harris, Sarah L Harris, Digital Design and Computer Architecture, Morgan Kaufmann – Elsevier, 2009			
<b>References:</b>			
<ol style="list-style-type: none"> <li>1. William Stallings: “Computer Organisation and Architecture”, Pearson Education.</li> <li>2. John P Hayes: “Computer Architecture and Organisation”, Mc Graw Hill.</li> <li>3. Andrew S Tanenbaum: “Structured Computer Organisation”, Pearson Education.</li> <li>4. Craig Zacker: “PC Hardware : The Complete Reference”, TMH.</li> <li>5. Carl Hamacher : “Computer Organization ”, Fifth Edition, Mc Graw Hill.</li> <li>6. David A. Patterson and John L. Hennessey, “Computer Organisation and Design”, Fourth Edition, Morgan Kaufmann.</li> </ol>			
<b>Course Plan</b>			
<b>Module</b>	<b>Course content (42 hrs)</b>	<b>Hours</b>	<b>Sem. Exam Marks</b>
<b>I</b>	Functional units of a computer: Arithmetic Circuits – Adder- Carry propagate adder, Ripple carry adder, Basics of carry look ahead and prefix adder, Subtractor, Comparator, ALU	4	<b>15</b>
	Shifters and rotators, Multiplication, Division	3	
	Number System- Fixed Point & Floating Point	1	
<b>II</b>	Architecture – Assembly Language, Instructions, Operands – Registers, Register set, Memory, Constants	2	<b>15</b>
	Machine Language –R-Type, I-Type, J-Type Instructions, Interpreting Machine Language code	3	
<b>FIRST INTERNAL EXAM</b>			



<b>III</b>	Addressing Modes – register only, immediate, base, PC-relative, Pseudo – direct	3	<b>15</b>
	Steps for Executing a Program – Compilation, Assembling, Linking, Loading	3	
	Pseudoinstructions, Exceptions, Signed and Unsigned Instructions, Floating Point Instructions	3	
<b>IV</b>	Microarchitecture- design process	2	<b>15</b>
	Single cycle processor, Single cycle data path, single cycle control	2	
	multi cycle processor, multi cycle data path, multi cycle control	3	
<b>SECOND INTERNAL EXAM</b>			
<b>V</b>	Memory & I/O systems – I/O accessing techniques: programmed, interrupt driven and DMA, DMA bus arbitration	3	<b>20</b>
	Memory Arrays – Bit Cells, Organization, Memory Ports Memory types- DRAM, SRAM, Register Files, ROM	3	
<b>VI</b>	Memory - Hierarchy, Performance analysis	1	<b>20</b>
	Cache Memory – direct mapped, multi way set associate cache, Fully associate cache	3	
	Virtual Memory – Address Translation, Page Table, Translation Look aside Buffer, Memory Protection, replacement policies	3	
<b>END SEMESTER EXAM</b>			

### Question Paper Pattern

The question paper consists of three parts. Part A covers modules I and II, Part B covers modules III and IV and Part C covers modules V and VI. Each part has three questions. Each question can have a maximum of four subparts. Among the three questions one will be a compulsory question covering both the modules and the remaining two questions will be as one question from each module, of which one is to be answered. Mark pattern is according to the syllabus with maximum 50 % for theory and 50% for logical/numerical problems, derivation and proof.

2014

COURSE CODE	COURSE NAME	L-T-P-C	YEAR OF INTRODUCTION
EC207	LOGIC CIRCUIT DESIGN	3-0-0-3	2016
<b>Prerequisite:</b> Nil			
<b>Course objectives:</b>			
<ul style="list-style-type: none"> <li>To work with a positional number systems and numeric representations</li> <li>To introduce basic postulates of Boolean algebra and show the correlation between Boolean expression</li> <li>To outline the formal procedures for the analysis and design of combinational circuits and sequential circuits</li> <li>To study the fundamentals of HDL</li> <li>To design and implement combinational circuits using basic programmable blocks</li> <li>To design and implement synchronous sequential circuits</li> </ul>			
<b>Syllabus:</b>			
Positional Number Systems, Boolean algebra, Combinational Logic, HDL concepts ,Digital ICs, Programmable Logic Devices, Sequential Logic, Sequential Circuits			
<b>Expected outcome:</b>			
The student should able to:			
1. Compare various positional number systems and binary codes			
2. Apply Boolean algebra in logic circuit design			
3. Design combinational and sequential circuits			
4. Design and implement digital systems using basic programmable blocks			
5. Formulate various digital systems using HDL			
<b>Text Books:</b>			
<ol style="list-style-type: none"> <li>Donald D Givone, Digital Principles and Design, Tata McGraw Hill, 2003</li> <li>John F Wakerly, Digital Design Principles and Practices, Pearson Prentice Hall, 2007</li> </ol>			
<b>References:</b>			
<ol style="list-style-type: none"> <li>Ronald J Tocci, Digital Systems, Pearson Education, 11<sup>th</sup> edition, 2010</li> <li>Thomas L Floyd, Digital Fundamentals, Pearson Education, 8<sup>th</sup> edition 2009</li> <li>Moris Mano, Digital Design, Prentice Hall of India, 3<sup>rd</sup> edition, 2002</li> <li>John M Yarbrough, Digital Logic Applications and Design, Cenage learning, 2009</li> <li>David Money Harris, Sarah L Harris, Digital Design and Computer Architecture, Morgan Kaufmann – Elsevier, 2009</li> </ol>			
<b>Course Plan</b>			
Module	Course content (42 hrs)	Hours	Sem. Exam Marks
<b>I</b>	Number systems- decimal, binary, octal, hexa decimal, base conversion	2	<b>15</b>
	1's and 2's complement, signed number representation Binary arithmetic, binary subtraction using 2's complement	2	
	Binary codes (grey, BCD and Excess-3), Error detection and correcting codes : Parity(odd, even), Hamming code (7,4), Alphanumeric codes : ASCII	2	
<b>II</b>	Logic expressions, Boolean laws, Duality, De Morgan's law, Logic functions and gates	2	<b>15</b>
	Canonical forms: SOP, POS, Realisation of logic expressions using K-	2	

	map (2,3,4 variables)		
	Design of combinational circuits – adder, subtractor, 4 bit adder/subtractor, BCD adder, MUX, DEMUX, Decoder, BCD to 7 segment decoder, Encoder, Priority encoder, Comparator (2/3 bits)	4	
<b>FIRST INTERNAL EXAM</b>			
<b>III</b>	Introduction to HDL : Logic descriptions using HDL, basics of modeling (only for assignments)	2	<b>0</b>
	Logic families and its characteristics: Logic levels, propagation delay, fan in, fan out, noise immunity , power dissipation, TTL subfamilies	1	<b>15</b>
	NAND in TTL (totem pole, open collector and tri-state), CMOS:NAND, NOR, and NOT in CMOS, Comparison of logic families (TTL,ECL,CMOS) in terms of fan-in, fan-out, supply voltage, propagation delay, logic voltage and current levels, power dissipation and noise margin	2	
	Programmable Logic devices - ROM, PLA, PAL, implementation of simple circuits using PLA	2	
<b>IV</b>	Sequential circuits - latch, flip flop ( SR, JK, T, D), master slave JK FF, conversion of FFs, excitation table and characteristic equations	3	<b>15</b>
	Asynchronous and synchronous counter design, mod N counters, random sequence generator	5	
<b>SECOND INTERNAL EXAM</b>			
<b>V</b>	Shift Registers - SIPO, SISO, PISO, PIPO, Shift registers with parallel LOAD/SHIFT Shift register counter - Ring Counter and Johnson Counter	3	<b>20</b>
	Mealy and Moore models, state machine ,notations, state diagram, state table, transition table, excitation table, state equations	3	
<b>VI</b>	Construction of state diagram – up down counter, sequence detector	3	<b>20</b>
	Synchronous sequential circuit design - State equivalence	2	
	State reduction – equivalence classes, implication chart	2	
<b>END SEMESTER EXAM</b>			

**Assignments:**

1. Simple combinational circuit design using MUX, DEMUX, PLA & PAL
2. HDL simulation of circuits like simple ALU, up-down counter, linear feedback shift register, sequence generator

**Question Paper Pattern**

The question paper consists of three parts. Part A covers modules I and II, Part B covers modules III and IV and Part C covers modules V and VI. Each part has three questions. Each question have a maximum of four subparts. Among the three questions one will be a compulsory question covering both the modules and the remaining two questions will be as one question from each module, of which one is to be answered. Mark pattern is according to the syllabus with maximum 50 % for theory, derivation, proof and 50% for logical/numerical problems.

COURSE CODE	COURSE NAME	L-T-P-C	YEAR OF INTRODUCTION
EC208	ANALOG COMMUNICATION ENGINEERING	3-0-0-3	2016

**Prerequisite:** EC205 Electronic circuits

**Course objectives:**

- To study the concepts and types of modulation schemes.
- To study different types of radio transmitters and receivers.
- To study the effects of noise in analog communication systems

**Syllabus:**

Elements of communication system, Need for modulation, amplitude Modulation, amplitude modulator circuit, demodulator circuit, AM transmitters, Types of AM, AM Receiver, Angle modulation: principles of frequency modulation, phase modulation, frequency modulator circuits, FM transmitters, FM receiver, Noise in communication system, Effect of noise in Analog Communication Systems, Telephone systems, standard telephone set, cordless telephones .

**Expected outcome:**

- Student will understand the fundamentals ideas of noises and its effect in communication system.
- Students can explain the principle and working of AM, FM, and PM system and transmitters and receivers.
- Students will be able to know the basic ideas of PSTN and advanced line communication systems.

**Text Books:**

1. Simon Haykin, Communication Systems, Wiley 4/e, 2006.
2. Tomasi, Electronic Communications System, Pearson, 5/e,2011.

**References:**

3. Dennis Roody and John Coolen, Electronic Communication, Pearson, 4/e, 2011.
4. Tomasi, Advanced Electronic Communications Systems, Pearson, 6/e, 2012.
5. Taub ,Schilling, Saha, Principles of communication system, McGraw Hill, 2013.
6. George Kennedy, Electronic Communication Systems, McGrawHill, 4/e, 2008.
7. Blake, Electronic Communication system, Cengage, 2/e , 2012.

**Course Plan**

Module	Course content (42 hrs)	Hours	Sem. Exam Marks
<b>I</b>	Introduction, elements of communication system, time and frequency domains, Need for modulation	2	<b>15</b>
	Noise in communication system, shot noise, thermal noise, white noise, partition noise, flicker noise, burst noise, signal to noise ratio, noise figure, noise temperature, narrow band noise, representation in terms of in-phase and quadrature components, envelope and phase components, sine wave plus narrow band noise.	5	
<b>II</b>	Amplitude modulation: Sinusoidal AM modulation index, Average power, Effective voltage and current, Nonsinusoidal modulation	4	
	Amplitude modulator circuits, Amplitude demodulator circuit,	3	



	AM transmitters		
<b>FIRST INTERNAL EXAM</b>			
<b>III</b>	AM Receiver, super heterodyne receiver, detector, tuning range, tracking, sensitivity and gain, Image rejection, double conversion, adjacent channel rejection, Automatic Gain Control (AGC).	4	<b>15</b>
	Single Sideband Modulation, Principles, Balanced Modulators, Singly & Doubly Balanced Modulators, SSB Generation, Filter Method, Phasing Method & Third Method, SSB Reception, Modified SSB Systems, Pilot Carrier SSB & ISB, Companded SSB.	5	
<b>IV</b>	Angle modulation: Frequency modulation, Sinusoidal FM, Frequency spectrum, modulation index, average power, Non-sinusoidal modulation, deviation ratio, comparison of AM and FM	3	<b>15</b>
	Phase modulation, Equivalence between PM and FM, Sinusoidal Phase Modulation, Digital Phase Modulation.	3	
<b>SECOND INTERNAL EXAM</b>			
	Angle modulator Circuits : Varactor Diode Modulators, Transistors Modulators, FM Transmitters: Direct & Indirect Methods.	2	
<b>V</b>	FM receiver, slope detector, balanced slope detector, Foster-Seeley discriminator, Ratio Detector, Quadrature detector, PLL demodulator, Automatic Frequency Control, Amplitude limiters, Pre-emphasis and De-emphasis,	3	<b>20</b>
	Effect of noise in analog communication Systems- AM Systems, DSBSC AM, SSB AM, Angle modulation, Threshold Effect in Angle modulation.	4	
<b>VI</b>	Telephone systems, standard telephone set, basic call procedures and tones, DTMF, cordless telephones.	4	
<b>END SEMESTER EXAM</b>			

#### Assignment

#### Study of

- The telephone circuit - Local subscriber loop, Private-line circuits, Voice-frequency circuit arrangements.**
- The public telephone network - Instruments, Local loops, Trunk circuits and exchanges, Local central office Exchanges, Automated central office switches and Exchanges.**

#### Question Paper Pattern

The question paper consists of three parts. Part A covers modules I and II, Part B covers modules III and IV and Part C covers modules V and VI. Each part has three questions. Each question can have a maximum of four subparts. Among the three questions one will be a compulsory question covering both the modules and the remaining two questions will be as one question from each module, of which one is to be answered. Mark pattern is according to the syllabus with maximum 30 % for theory and 70% for logical/numerical problems, derivation and proof.

COURSE CODE	COURSE NAME	L-T-P-C	YEAR OF INTRODUCTION
EC230	LOGIC CIRCUIT DESIGN LAB	0-0-3-1	2016
<b>Prerequisite:</b> EC207 Logic circuit design			
<b>Course objectives:</b>			
<ul style="list-style-type: none"> <li>• To study the working of standard digital ICs and basic building blocks</li> <li>• To design and implement combinational circuits</li> <li>• To design and implement sequential circuits</li> </ul>			
<b>List of Experiments: -(Minimum 12 experiments are to be done)</b>			
<ol style="list-style-type: none"> <li>1. Realization of functions using basic and universal gates (SOP and POS forms).</li> <li>2. Design and Realization of half /full adder and subtractor using basic gates and universal gates.</li> <li>3. 4 bit adder/subtractor and BCD adder using 7483.</li> <li>4. 2/3 bit binary comparator.</li> <li>5. Binary to Gray and Gray to Binary converters.</li> <li>6. Study of Flip Flops: S-R, D, T, JK and Master Slave JK FF using NAND gates</li> <li>7. Asynchronous Counter: Realization of 4-bit counter</li> <li>8. Asynchronous Counter: Realization of Mod-N counters.</li> <li>9. Asynchronous Counter:3 bit up/down counter</li> <li>10. Synchronous Counter: Realization of 4-bit up/down counter.</li> <li>11. Synchronous Counter: Realization of Mod-N counters.</li> <li>12. Synchronous Counter:3 bit up/down counter</li> <li>13. Shift Register: Study of shift right, SIPO, SISO, PIPO, PISO (using FF &amp; 7495)</li> <li>14. Ring counter and Johnson Counter. (using FF &amp; 7495)</li> <li>15. Realization of counters using IC's (7490, 7492, 7493).</li> <li>16. Multiplexers and De-multiplexers using gates and ICs. (74150, 74154),</li> <li>17. Realization of combinational circuits using MUX &amp; DEMUX.</li> <li>18. Random sequence generator.</li> <li>19. LED Display: Use of BCD to 7 Segment decoder / driver chip to drive LED display</li> <li>20. Static and Dynamic Characteristic of NAND gate (MOS/TTL)</li> </ol>			
<b>Expected outcome:</b>			
The student should be able to:			
<ol style="list-style-type: none"> <li>1. Design and demonstrate functioning of various combination circuits</li> <li>2. Design and demonstrate functioning of various sequential circuits</li> <li>3. Function effectively as an individual and in a team to accomplish the given task</li> </ol>			

COURSE CODE	COURSE NAME	L-T-P-C	YEAR OF INTRODUCTION
EC231	Electronic Devices & Circuits Lab	0-0-3-1	2016
<b>Prerequisite:</b> Should have registered for EC205 Electronic circuits			
<b>Course objectives:</b>			
<ul style="list-style-type: none"> <li>To study the working of analog electronic circuits.</li> <li>To design and implement analog circuits as per the specifications using discrete electronic components.</li> </ul>			
<b>List of Experiments: (12 Mandatory Experiments)</b>			
<ol style="list-style-type: none"> <li>VI Characteristics of rectifier and zener diodes</li> <li>RC integrating and differentiating circuits (Transient analysis with different inputs and frequency response)</li> <li>Clipping and clamping circuits (Transients and transfer characteristics)</li> <li>Fullwave Rectifier -with and without filter- ripple factor and regulation</li> <li>Simple Zener voltage regulator (load and line regulation)</li> <li>Characteristics of BJT in CE configuration and evaluation of parameters</li> <li>Characteristics of MOSFET in CS configuration and evaluation of parameters</li> <li>RC coupled CE amplifier - frequency response characteristics</li> <li>MOSFET amplifier (CS) - frequency response characteristics</li> <li>Cascade amplifier – gain and frequency response</li> <li>Cascode amplifier -frequency response</li> <li>Feedback amplifiers (current series, voltage series) - gain and frequency response</li> <li>Low frequency oscillators –RC phaseshift, Wien bridge,</li> <li>High frequency oscillators –Colpitt's and Hartley</li> <li>Power amplifiers (transformer less) - Class B and Class AB</li> <li>Transistor series voltage regulator (load and line regulation)</li> <li>Tuned amplifier - frequency response</li> <li>Bootstrap sweep circuit</li> <li>Multivibrators -Astable, Monostable and Bistable</li> <li>Schmitt trigger</li> </ol>			
<b>Expected outcome:</b>			
The student should able to:			
<ol style="list-style-type: none"> <li>Design and demonstrate functioning of various discrete analog circuits.</li> <li>Function effectively as an individual and in a team to accomplish the given task.</li> </ol>			

COURSE CODE	COURSE NAME	L-T-P-C	YEAR OF INTRODUCTION
EC232	ANALOG INTEGRATED CIRCUITS LAB	0-0-3-1	2016
<b>Prerequisite:</b> Should have registered for EC204 Analog Integrated Circuits			
<b>Course objectives:</b> <ul style="list-style-type: none"> <li>To acquire skills in designing and testing analog integrated circuits</li> <li>To expose the students to a variety of practical circuits using various analog ICs.</li> </ul>			
<b>List of Experiments: (Minimum 12 experiments are to be done)</b> <ol style="list-style-type: none"> <li>Familiarization of Operational amplifiers - Inverting and Non inverting amplifiers, frequency response, Adder, Integrator, comparators.</li> <li>Measurement of Op-Amp parameters.</li> <li>Difference Amplifier and Instrumentation amplifier.</li> <li>Schmitt trigger circuit using Op -Amps.</li> <li>Astable and Monostable multivibrator using Op -Amps.</li> <li>Timer IC NE555</li> <li>Triangular and square wave generators using Op- Amps.</li> <li>Wien bridge oscillator using Op-Amp - without &amp; with amplitude stabilization.</li> <li>RC Phase shift Oscillator.</li> <li>Precision rectifiers using Op-Amp.</li> <li>Active second order filters using Op-Amp (LPF, HPF, BPF and BSF).</li> <li>Notch filters to eliminate the 50Hz power line frequency.</li> <li>IC voltage regulators.</li> <li>A/D converters- counter ramp and flash type.</li> <li>D/A Converters- ladder circuit.</li> <li>Study of PLL IC: free running frequency lock range capture range</li> </ol>			
<b>Expected outcome:</b>			
The student should able to:			
<ol style="list-style-type: none"> <li>Design and demonstrate functioning of various analog circuits</li> <li>Students will be able to analyze and design various applications of analog circuits.</li> </ol>			



COURSE CODE	COURSE NAME	L-T-P-C	YEAR OF INTRODUCTION
EC233	ELECTRONICS DESIGN AUTOMATION LAB	0-0-3-1	2016

**Prerequisite:** Nil

**Course Objectives :**

The primary objective of this course is to familiarize the students, how to simulate the electronics/digital circuits, signals and systems using the soft-wares which are available for the modern design methodologies for the rapid design and verification of complex electronic systems.

**List of Exercises / Experiments**

1	<p><b><u>Introduction to SPICE</u></b></p> <p>[Institution can use any one circuit simulation package with schematic entry like EDWinXP, PSpice, Multisim, Proteus or CircuitLab.]</p> <p>Introduction to SPICE software. Recognize various schematic symbols /model parameters of resistor, capacitor, inductor, energy sources (VCVS, C CVS, Sinusoidal source, pulse, etc), transformer, DIODE, BJT, FET, MOSFET, etc., units &amp; values. Use SPICE Schematic Editor to draw and analyse (DC, AC, Transient) simple analog and digital electronic circuits.</p> <p><b>List of Experiments using SPICE [Six experiments mandatory]</b></p> <p>Simulation of following circuits using SPICE [Schematic entry of circuits using standard package, Analysis –Transient, AC, DC]</p> <ol style="list-style-type: none"> <li>1. Potential divider network</li> <li>2. RC integrating and differentiating circuits</li> <li>3. Diode, BJT and MOSFET characteristics</li> <li>4. Diode Circuits (Clipping, Clamping, Rectifiers)</li> <li>5. RC coupled amplifier (Single &amp; two stages)</li> <li>6. RC oscillator (RC phase shift / Wien Bridge)</li> <li>7. Astable multivibrator</li> <li>8. Truth table verification of basic and universal gates</li> <li>9. Half adder /full adder circuits using gates</li> <li>10. 4 bit adder/BCD adder</li> <li>11. Encoder/Multiplexers</li> <li>12. Flipflops/Counters</li> </ol>
2	<p><b><u>Introduction to MATLAB</u></b></p> <p>[Institution can use any one numerical computational package like SciLab, Octave, Spyder, Python (scipy) or Freemat instead of MATLAB]</p> <p><b>Fundamentals</b>, basic operations on array, matrix, complex numbers etc., Script and function files, plotting commands, control statements.</p> <p>Writing simple programs for handling arrays and plotting of mathematical functions, plotting of analog, discrete and noise signals, analysing the simple electronic circuits/network using node and mesh equations.</p> <p><b>List of Experiments [Four experiments mandatory]</b></p> <p>Write program and obtain the solutions</p> <ol style="list-style-type: none"> <li>1. Solve /plot the mathematical equations containing complex numbers, array, matrix multiplication and quadratic equations etc</li> </ol>

2. Obtain different types of plots (2D/3D, surface plot, polar plot)
3. Generate and plot various signals like sine square, pulse in same window.
4. Plot the diode/transistor characteristics.
5. Solve node, mesh and loop equations of simple electrical/network circuits.
6. Find the poles and zeros hence plot the transfer functions/polynomials
7. Sort numbers in ascending order and save to another text file using text read and sort function after reading n floating point numbers from a formatted text file stored in the system.
8. Plot a full wave rectified waveform using Fourier series

3 **Introduction to HDL**

[Institution can choose VHDL or Verilog as language to describe the problem and any one simulation/synthesis tool like Xilinx ISE, Modelsim, QSim, verilog, VHDL, EDwinXP or ORCAD etc. for the simulation.]

**List of Experiments using HDL**

Write the HDL code to realise and simulate the following circuits: (at least 4 of the following)

1. Basic gates/universal gates
2. Combinational Circuits (Half adder/Half subtractor)
3. Full adder in 3 modelling styles (Dataflow/structural/Behavioural)
4. Multiplexer/De-multiplexer
5. Decoder/Encoder
6. 4 bit adder/BCD adder
7. Flipflops (SR,JK,T,D)
8. Binary Counters
9. Finite state machines

**Expected outcomes:**

1. An ability to apply knowledge of computer, science, and engineering to the analysis of electrical and electronic engineering problems.
2. An ability to design systems which include hardware and software components.
3. An ability to identify, formulate and solve engineering problems.
4. An ability to use modern engineering techniques.